Abstract-This paper presents a high-efficiency gallium nitride Doherty power amplifier (DPA) using an integrated compensating reactance (CR) for broadband operation. With an additional quarter-wavelength transmission line integrated in the peaking amplifier output, a CR is generated to compensate the load impedance of the carrier amplifier in the low-power region and thus enhance the back-off efficiency over a wide frequency range without affecting the Doherty load modulation at saturation. For this purpose, a peaking output matching network (OMN) is employed to convert the output impedance of the peaking device into quasi-short circuit when it is off and achieve proper impedance matching when it is on. A two-point matching technique using the transmission ( ABC D) matrix is employed to design such desired OMN. Measurement results show that the DPA has a 6-dB back-off efficiency of 50%-55% and a saturated efficiency of 57%-71% over the frequency band of 1.7-2.8 GHz (49% fractional bandwidth). When driven by a 20-MHz long term evolution modulated signal at 6.5-dB backoff power, the DPA can achieve an average efficiency of more than 50% with high linearity after linearization over the design frequency band.
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I. INTRODUCTION
T HE ever-increasing demand for high transmission data rate and low power consumption imposes significant challenges in the radio frequency (RF) power amplifier (PA) design for future mobile communication systems, in terms of bandwidth, average efficiency, and linearity. When driven by modulated signals with high peak-to-average power ratios (PAPRs), Doherty PA (DPA) has attracted significant attention because of its simplicity and significant enhancement of the average efficiency at back-off operation [1] - [6] . However, the quarterwavelength impedance transformer after the carrier amplifier, which is used to achieve proper load modulation, limits the operation bandwidth of conventional DPAs [7] . This is because, due to the dispersion effect of the impedance transformer, the effective load impedance seen by the carrier amplifier in the low-power region can be the anticipated value of 2Z 0 only at the center frequency f 0 , and it will be reduced as the operation frequency deviates from f 0 , which leads to degradation of the back-off efficiency and hence limits the operation bandwidth of the DPA.
To overcome this problem, various design approaches have been proposed to extend the bandwidth of DPA [7] - [21] . A transformerless load-modulated architecture was proposed in [8] , which extended the bandwidth by eliminating the use of output impedance transformer and offset lines. The DPA topology based on branch-line couplers has been exploited to achieve up to 36.3% fractional bandwidth [15] . To maintain back-off impedance of the carrier amplifier, a novel output combiner employing a resonance LC tank was introduced in [17] . Recently, a bandpass auxiliary transformer was employed to design wideband DPA, achieving 40% bandwidth and high back-off efficiency [19] . Moreover, a closed-form design technique for ultrawideband DPAs has also been proposed for the bare-die device design, demonstrating greater than 83% fractional bandwidth with some degradations of the back-off efficiency [21] . And yet, to effectively amplify future wideband or multiband modulated signals, it is desirable to further extend the operation bandwidth of the DPAs and achieve high back-off efficiency over the entire frequency band.
In this paper, after analyzing the influence of the reactance in the common load on the carrier back-off load impedance in wideband operation, a broadband DPA topology with an integrated compensating reactance (CR) is proposed. Using a quarter-wavelength transmission line in the output of the peaking amplifier, an equivalent quasi-short-circuit stub can be generated to compensate the impedance variation of the carrier amplifier in the low-power operation when the peaking amplifier is OFF. Because the quarter-wavelength transmission line has a characteristic impedance of Z 0 , it does not affect the Doherty load modulation in the high-power operation when the peaking amplifier is ON. To satisfy the impedance matching requirements for the peaking and carrier output matching networks (OMNs) simultaneously in the low-power region and at saturation, a two-point matching OMN design method using ABCD matrix is proposed and a systematic design procedure is given. To validate the proposed approach, a 1.7-2.8 GHz gallium nitride (GaN) DPA is designed, implemented, and measured. Experimental results show that high backoff efficiency can be maintained over the entire operation bandwidth by employing the proposed design, which allows the DPA to be operated with a very wide bandwidth in future applications.
This paper is organized as follows. The proposed DPA topology for back-off efficiency enhancement over a wide frequency band is analyzed and derived in Section II. Section III introduces the design approach for the proposed DPA. The implementation and measurement results are given in Section IV. The linearity improvement of the DPA when excited with a long term evolution (LTE) modulated signal is also demonstrated. Conclusions are given in Section V.
II. NETWORK ANALYSIS AND BANDWIDTH EXTENSION
The DPA is usually composed of two amplifiers, namely, the carrier and peaking amplifiers, and a combining network, as shown in Fig. 1 . The combining network usually includes a common load and an impedance transformer that is often implemented using a λ 0 /4 transmission line to achieve the anticipated load modulation [22] . For efficient amplification of modulated signals over a wide frequency range, ideally, the effective load impedance of the carrier amplifier in the low-power region should be maintained close to the desired impedance, i.e., 2Z 0 , but in reality, this is not the case. In this section, we first analyze the frequency response of the DPA and then introduce a new matching network topology for bandwidth extension for DPA.
A. Analysis of the Combining Network
As shown in Fig. 1 , if each transistor is considered to be an ideal current source, the effective load impedances of the two amplifiers can be expressed in terms of the ABCD parameters of the impedance transformer, the common load Z L , the current ratio between the peaking and carrier amplifiers δ, as well as the phase of the peaking amplifier ϕ. The detailed derivation is given in the Appendix. In the low-power region (up to 6-dB back-off point), the effective load impedances of the carrier and peaking amplifiers are given by
where ABCD is the transmission matrix of the impedance transformer at a given frequency. At saturation, the modulated load impedance seen by the two amplifiers can be expressed as follows: where δ = |I P_sat |/|I C_sat | and ϕ is the phase of the output current of the peaking amplifier.
To demonstrate the frequency response of the network and simplify the analysis, a conventional Doherty structure using a λ 0 /4 impedance transformer with a characteristic impedance of Z T is used. The ABCD matrix of the λ 0 /4 impedance transformer can be written as
where θ is the phase delay of the λ 0 /4 impedance transformer at a given frequency, i.e., θ = (π/2) · ( f / f 0 ). By replacing (5) in (1), (3), and (4), for a conventional DPA with a λ 0 /4 impedance transformer, the effective carrier load impedance in the low-power region and the load impedances of both the amplifiers at saturation can then be expressed by
In the general case, Z L is 0.5Z 0 and Z T equals Z 0 , where Z 0 represents the optimum load impedance for both the amplifiers and it is usually 50 in most DPA designs. Therefore, assuming both the amplifiers can achieve output current with the same amplitude over the whole frequency band (i.e., δ = 1) and the phase of the peaking amplifier ϕ equals −θ , the normalized load impedances Z C_low , Z C_sat , and Z P_sat can be calculated according to (6) , (8) , and (9), and the results are shown in Fig. 2 .
From the results, we can see that the effective resistance of the carrier load impedance in the low-power region, i.e., Re{Z C_low }, has a maximum value of 2Z 0 only at the center frequency f 0 and it decreases as the frequency deviates from f 0 . This leads to efficiency degradation when the DPA is operated over a wide bandwidth, as discussed in [7] . Moreover, the back-off efficiency will further degrade as the frequency deviation increases. To extend the operation frequency band of the DPA, the effective resistance of the load impedance of the carrier amplifier in the low-power region should be enlarged, at both low and high frequencies.
B. Proposed Network Compensation for Bandwidth Extension
The influence of complex impedance seen at the combining point on the back-off efficiency of the DPA at a specific frequency has been discussed in [23] . To analyze the effect of the reactance of the common load over a wide frequency range, assuming the common load Z L = R L + j X L and R L = 0.5Z 0 , the normalized carrier load impedance Z C_low at low and high frequencies (0.75 f 0 and 1.25 f 0 ) as a function of the reactance of the common load (X L ) can be calculated according to (6) and the result is shown in Fig. 3 . It can be observed that, at low frequency the effective resistance of Z C_low can be increased by increasing the reactance of the common load, while at high frequency the resistance can be enlarged by decreasing the reactance. This can be achieved using suitable CR at the common load.
The resonance LC tank introduced in [17] is one of the possible solutions for reactance compensation, but the maximum operation frequency of this LC tank is limited. To increase the operation frequency, a λ 0 /4 short-circuited stub with a characteristic impedance of Z 0 can be used, as shown in Fig. 4 . However, in Doherty operation, the shunted LC tank or the short-circuited stub will affect the load impedances of both the carrier and peaking amplifiers at saturation, which can degrade the DPA performance.
In this paper, to maintain proper load modulation while conducting reactance compensation, an integrated reactance compensation approach is proposed. As shown in Fig. 5 , instead of using a short-circuited stub, a λ 0 /4 transmission line with a characteristic impedance of Z 0 is connected between the output of the peaking amplifier and the combining point first. The peaking impedance transformer is then designed to achieve a short circuit in the low-power region and a desired optimum load impedance, e.g., Z 0 , at saturation, respectively. In this configuration, when the peaking amplifier is OFF, i.e., in the low power region, the λ 0 /4 compensating transmission line is acted as a short-circuited stub that can be used to compensate the carrier load impedance and thus enhance the back-off efficiency over a wide bandwidth. When the peaking amplifier is ON, i.e., at the saturation region, the λ 0 /4 line is simply acted as a delay line that does not affect the load modulation of the DPA, since its characteristic impedance is Z 0 . This design overcomes the problem of using shunted reactive loads mentioned earlier.
To verify the performance of the proposed DPA topology, further analyses can be conducted as follows. To facilitate derivation, a λ 0 /4 transformer is used as the carrier impedance transformer. The normalized load impedances at the lowpower region and at saturated power at various frequencies can be calculated using (6)- (9) For reference, the result of the case of a conventional DPA is also depicted. It can be seen that, in the low-power region, the effective resistance of Z C_low of both the DPAs is enlarged at low and high frequencies because of the reactive load compensation, compared with that of the conventional DPA. These results show that an efficiency enhancement can be expected in wideband operation.
Regarding the results at saturation, for the DPA with a shunted short-circuited stub, the shunted λ 0 /4 stub will affect the modulated load impedances of both the amplifiers, as shown in Figs. 7 and 8, leading to improper load modulation and performance degradation at high-power operation. On the contrary, for the proposed DPA, because the λ 0 /4 line is integrated into the output of the peaking amplifier and the Fig. 6 . Simulated carrier load impedance of a conventional DPA, the DPA with a short-circuited stub, and the proposed DPA in the low-power region. peaking impedance transformer can achieve the optimum load impedance at saturation the same as that in the conventional design, the effect on the load impedances can be effectively reduced and then proper load modulation can be achieved.
III. DESIGN AND SIMULATION
In this section, based on the idea of the integrated reactance compensation, a systematic design procedure is presented for the proposed DPA to obtain enhanced back-off efficiency over a wide frequency band and simultaneously achieve the desired load modulation at saturation. Simulated output power and efficiency contours for 1.7, 2.25, and 2.8 GHz. For carrier device in class AB: >41 dBm output power and >60% efficiency, and for peaking device in class C: >41 dBm output power and >55% efficiency.
A. OMN Design
In order to achieve the desired behavior in the proposed design, the OMNs of the carrier and peaking amplifiers must be properly designed. To describe the design procedure, we use Cree CGH40010F GaN HEMT device as an example. First, the optimal load impedances at the device package plane of both the amplifiers were obtained using load-pull simulations. The Cree GaN HEMT circuit model was used in the simulations with bias conditions of a class AB mode and a predefined class C mode. To enlarge the current ratio (δ) and improve load modulation, the drain voltage was set to be 26 and 30 V for the carrier and peaking devices, respectively.
For the frequency band of 1.7-2.8 GHz, the results shown in Fig. 9 were generated by sweeping the fundamental load impedances while setting second and third harmonic terminations to predefined loads. For the carrier device, the inside region of the contour represents the area on the Smith chart for greater than 41 dBm output power and 60% efficiency. Meanwhile, the impedance region for the carrier amplifier to achieve high efficiency, greater than 70%, at back-off power is also given for frequencies of 1.7, 2.25, and 2.8 GHz. To achieve a similar output power with the carrier device for proper load modulation, the criterion of higher than 41 dBm output power and 55% efficiency was chosen for the peaking device, as shown in Fig. 9 . In addition, the output impedance of the peaking device in class C operation is also depicted, which can be used to design the peaking OMN in the proposed DPA.
As mentioned above, the peaking OMN should achieve quasi-short circuit in the low-power region and the desired optimum load impedance at saturation. To design such OMN, a two-point matching technique, deduced using ABCD matrix, is proposed, as discussed in detail below.
The peaking OMN is shown in Fig. 10 . If the OMN is considered as a lossless reciprocal two-port network, the S-parameter matrix of such network can be (14) where Z 0 is the termination impedance (usually it is 50 ). A set of linear equations of the voltages and currents on both sides of the peaking OMN can then be expressed in terms of the ABCD parameters as
In the low-power region, the peaking device is in the OFFstate and its output impedance is assumed to be Z OUT_ P . Since V P = I P Z OUT_ P , the output impedances of the peaking amplifier becomes
At saturation, the following relationship can be obtained:
In the low-power region, the peaking OMN should transform the impedance Z OUT_P to the desired quasi-short-circuited impedance Z OUT_P1 . On the other hand, the impedance Z P1 should also be transformed into the optimum load impedance Z P when the amplifier is in saturation. When those four impedances have been determined, the design parameters 21 , can be obtained according to (10) - (14), (16) , and (17) . An optimized OMN that can achieve two-point matching can then be designed accordingly.
Taking the peaking OMN for example, assuming the center frequency is 2.25 GHz, the optimum load impedance Z P = 20 can be obtained using the load-pull results in Fig. 9 , while Z P1 is chosen as 50 . The output impedance of the peaking device in class C operation is found to be Z OUT_P = 0.5 − j 41 . Considering the phase of S 21 (θ 21 ) as a degree of freedom, the parameter S 22 can then be calculated using (17) and a set of output impedances Z OUT_ P1 can be plotted in the Smith chart, as shown in Fig. 11 . When Z OUT_ P1 is close to quasi-short circuit, a series of θ 21 = −61°−n ×180°( n = 0, 1, 2, . . .) can be obtained according to the periodicity of the exponential function, but only θ 21 with the minimum value should be chosen in order to minimize the phasedelay dispersion over the whole frequency band for wideband operation. Using a similar approach, the design parameters for the frequencies of 1.7 and 2.8 GHz can also be determined, as listed in Table I . Due to the frequency dispersion of the output impedance of the peaking device, it is difficult to achieve a short circuit over the whole frequency band. A low reactance value was used as the target of Z OUT_ P1 for low and high frequencies.
Considering the obtained S-parameters and θ 21 , the OMN can then be designed by using network theory and tuned by optimization, as shown in Fig. 12 . The load impedance at Designed matching network for both the amplifiers and the impedances on the Smith chart for frequency band of 1.7-2.8 GHz. saturation power (with 50-load) and the peaking output impedance in class C operation are also depicted. The results show that the OMN designed using two-point matching technique can satisfy the requirement of the peaking amplifier.
Regarding the carrier amplifier, the carrier OMN should achieve the desired effective load impedance for high backoff efficiency in the low-power region and the optimum load impedance at saturation. For convenience, the same optimum load impedance at saturation for 2.25 GHz (20 ) was chosen according to the inside region of the contours in Fig. 9 . Using a similar approach, the two-point matching for the carrier OMN design can also be achieved, as shown in Fig. 13 . Considering the desired carrier back-off impedance region, the phase of S 21 in the carrier OMN can be chosen to be −61°. After calculating the common load with the integrated CR, the design parameters of the carrier OMN for frequencies of 1.7 and 2.8 GHz can be obtained, as shown in Table II . Comparison of the back-off efficiency of the carrier amplifier (terminated with 25-load) with and without integrated CR.
To alleviate the difference in the phase response between the carrier and peaking amplifiers over a wide frequency range, a similar network topology, which can satisfy the requirements of both the amplifiers mentioned above, was used to design the OMNs. The carrier load impedance in the low-power region with integrated CR is shown in Fig. 12 . It is worth to mention that, in this design, the offset lines that are normally used in the conventional DPA are not needed in the proposed DPA.
B. IMN Design and System Simulation
After the OMNs are determined, the input matching networks (IMNs) can be designed using the stepped-impedance matching network topology to cover the required bandwidth. To verify the efficiency and bandwidth enhancement of the proposed method, for an output power of about 38 dBm, the efficiencies of the carrier amplifier terminated with a 25-load, with and without the peaking amplifier connected to the combining point, were simulated and compared. In the simulation, the carrier amplifier was biased at V GS = −3 V and V DS = 26 V, while the peaking amplifier was in OFF-state with the bias condition of V GS = −5.6 V and V DS = 30 V. The results in Fig. 14 show that a higher than 55% efficiency can be achieved over the whole frequency range with the proposed integrated CR generated by the peaking amplifier. Especially at the low frequency, the efficiency is considerably higher compared with the conventional design without using CR.
The final circuit of the proposed DPA is shown in Fig. 15 . To precisely convert 50 into 25 at the combining point over a large frequency band, a four-order real-to-real matching network was used. Meanwhile, because the phase response of the carrier and the peaking amplifiers are different over a wide frequency range, a 3-dB 90°hybrid coupler, instead of the Wilkinson power divider, is used as the input splitter to ensure a suitable phase relationship between the output currents of the two amplifiers.
In Fig. 16 , the simulated load impedance traces of the carrier device (in the Doherty region) and the peaking device (at saturation) are depicted. As discussed in Section II, using the integrated CR does not affect the Doherty load modulation. The load impedances of both the carrier and peaking devices at saturation thus still satisfy the design criteria used in the loadpull simulations. More importantly, because of the integrated CR, the load impedances of the carrier amplifier at low output powers can match the desired load-pull results for the carrier amplifier, and thus high efficiency at back-off powers can be achieved. Fig. 17 shows the simulated efficiency of the proposed DPA at different back-off powers versus frequency, as well as the saturated output power. With the saturated power around 44 dBm, the DPA can achieve the efficiency of higher than 54% and 40% at 6-and 9-dB back-off powers within the entire frequency band of 1.7-2.8 GHz.
IV. REALIZATION AND EXPERIMENTAL VERIFICATION
To validate the proposed method, a broadband DPA was fabricated using Cree CGH40010F GaN HEMT and on a Taconic RF35 substrate with ε r = 3.55 and a thickness of 30 mil over the frequency range of 1.7-2.8 GHz, as shown in Fig. 18 . For design convenience, a 3-dB 90°hybrid coupler (Anaren X3C22E1-03S) was used as the input splitter. The carrier amplifier was biased in the class AB condition with 0.05-A quiescent current and V DS = 26 V, while the peaking amplifier was biased in the class C mode to turn ON at about 6-dB back off power and V DS = 30 V.
A. Measurement Results With Continuous Wave Signals
First, the DPA was measured under continuous wave (CW) signal stimulus from 1.7 to 2.8 GHz. Fig. 19 shows the measured efficiency and gain characteristics of the DPA as a function of the output power under CW measurements. The saturated power is greater than 44 dBm from 1.7 to 2.8 GHz with a peak of 44.5 dBm. The results show that the gain, output power, and efficiency maintain consistent over the entire operation frequency band at back-off powers. Fig. 20 shows the measured efficiency and gain at different back-off powers in the frequency band of 1.7-2.8 GHz (approximately 49% fractional bandwidth). For back-off operation, the efficiency is within 50%-55% and 37%-41% at 6-and 9-dB back-off power, while the maximum gain is about 14.5 dB with the gain fluctuation of less than 2.5 dB. Regarding the saturated operation, the efficiency is between 57% and 71% with a gain of roughly 12 dB.
Comparison with the reported wideband DPAs is outlined in Table III . For CW measurements, with good back-off efficiency and highly consistent saturated output power, the Fig. 21 . Measured output powers, average efficiencies, and ACLRs of the proposed DPA for modulated signal at 6.5-dB back-off power.
proposed DPA achieves a wider operation bandwidth than most DPAs in Table III , except the DPA designed using the bare-die device with slightly degraded 6-dB back-off efficiency [21] .
B. Measurement Results With Modulated Signals
To evaluate the performance of the proposed DPA for modulated signal applications, a 20-MHz LTE signal with a PAPR of 6.5 dB was used to test the efficiency and linearity performances over the whole frequency band. As shown in Fig. 21 , the proposed DPA can deliver an average efficiency of 50%-55% at 6.5-dB back-off power, while the adjacent channel leakage ratio (ACLR) is around −30 dBc for most operational frequencies. To satisfy the linearity requirement of common wireless systems (i.e., ACLR < −45 dBc), digital predistortion (DPD) technique has been widely used to improve the linearity of the DPAs when they are excited by wideband modulated signals [2] , [4] , [6] , [12] , [14] - [17] , [21] .
To validate the linearity improvement of the DPA, the DPD measurement was conducted at 1.96, 2.14, 2.355, and 2.655 GHz considering the frequency division duplex LTE frequency band allocations. The block diagram of the experimental test bench is shown in Fig. 22 . The baseband in-phase/quadrature signal was modulated and upconverted to RF signal in a vector signal generator (Keysight E4438C), and then amplified by the DPA. In the feedback loop, the output signal was downconverted and demodulated by a spectrum analyzer (Keysight E4445A) to baseband and then used for DPD inverse model extraction. The piecewise decomposition technique [24] together with the second-order dynamic derivation reduction Volterra model [25] was employed in the DPD modeling. The magnitude threshold was set as {0.4, 0.7} for the normalized data, while the nonlinearity order was selected as {7, 7, 7} and the memory length was set to {3, 3, 3}. After the inverse model was obtained, the predistorted signal can be generated. It can then be modulated and upconverted by the vector signal generator again as the input signal of the DPA for DPD linearization. To evaluate the linearization performance, taking the frequency of 2.14 GHz for example, the time-domain A.M./A.M. and A.M./P.M. characterizations at the average power of 38 dBm are shown in Fig. 23 , where it can be seen that both the static nonlinearities and memory effects can be effectively removed after DPD linearization. The linearization results at different frequencies are summarized in Table IV . The proposed DPA can achieve an average efficiency of higher than 50% and an ACLR of better than -47 dBc at 6.5-dB back-off power (about 38 dBm) when using DPD linearization. Fig. 24 shows the measured signal spectra of normalized outputs before and after DPD. The results show that the distortion caused by the DPA can be removed effectively. For modulated signal measurements at about 6.5-dB back-off power, the proposed DPA can simultaneously achieve good efficiency and high linearity over the entire design frequency band.
V. CONCLUSION In this paper, a broadband high-efficiency GaN DPA with 49% fractional bandwidth and its linearization results have been reported. The frequency response of the combining network for bandwidth extension of the DPA was analyzed, and a broadband DPA with integrated CR was proposed to extend the bandwidth in the back-off power region. A two-point matching technique using ABCD matrix was employed to design the OMNs in the DPA. Experiment results showed that the proposed DPA achieves very good average efficiency with high linearity performance after linearization over a wide frequency band when driven with modern modulated signals.
APPENDIX
Considering the DPA topology in Fig. 1 , the equations of the voltages and currents on both sides of the impedance transformer can be expressed in terms of the ABCD parameters as
In the low-power region, the impedance seen on the right of the impedance transformer turns to be Z L . Considering V C1 = I C1 Z L , the carrier load impedance is given by
For the Doherty region, the fundamental voltage and current at the output of the carrier amplifier is written using (A. By means of (A.3) and (A.5), the following expression is obtained: .6) According to the active load modulation, the following relationship arises:
Substituting (A.6) into (A.7), the impedance Z C1 is expressed as
According to the impedance transformation, the impedance Z C can be expressed as For further derivation, the following relationship is assumed: .12) where δ = |I P_sat |/|I C_sat | and ϕ is the phase of the output current of the peaking amplifier. Taking into account (A.11) and (A.12), the carrier load impedance at saturation power can be given as follows:
By means of (A.3) and (A.5), the following expression can be obtained:
(A.14)
Considering (A.8), (A.11), and (A.14), the peaking load impedance at saturation is written as
According to (A.2), (A.13), and (A.15), the frequency response of the DPA, including the load impedance of the carrier amplifier in the low-power region, the load impedances of both the amplifiers at saturation can be analyzed using the ABCD parameters of the impedance transformer at given frequencies.
